Design area

Cell0_Sus_Si_Full_Institution_Name

../_images/Cell0_Sus_Si_Full_Institution_Name.png

ports

waveguide type

orientation

None

None

None

Cell0_Sus_Si_Half_Institution_Name

../_images/Cell0_Sus_Si_Half_Institution_Name.png

ports

waveguide type

orientation

None

None

None